Name: formal semantics and proof techniques for optimizing vhdl models
Price: 1822.00 ZAR
Availability: InStock
Author: wilsey,pandey,umamageswaran
ISBN: 9780792383758

portada formal semantics and proof techniques for optimizing vhdl models

formal semantics and proof techniques for optimizing vhdl models

Type

Physical Book

Publisher

Springer

Author

wilsey,pandey,umamageswaran

Language

English

Pages

184

ISBN

0792383753

ISBN13

9780792383758

Synopsis "formal semantics and proof techniques for optimizing vhdl models"

formal semantics and proof techniques for optimizing vhdl models presents a formal model of vhdl that clearly specifies both the static and dynamic semantics of vhdl. it provides a mathematical framework for representing vhdl constructs and shows how those constructs can be formally manipulated to reason about vhdl. the dynamic semantics is presented as a description of what the simulation of vhdl means. in particular it specifies what values the signals of a vhdl description will take if the description were to be executed. an advantage of the approach is that the semantic model can be used to validate different simulation algorithms. the book also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of vhdl descriptions. formal semantics and proof techniques for optimizing vhdl models is written for hardware designers who are interested in the formal semantics of vhdl.